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ABSTRACT OF THE DISCLOSURE 
An automatic frequency control system providing auto- 
matic pre-setting of a phase-lock loop to a desired ‘center 
frequency by using a closed-loop electronic frequency 
discriminator, and holding the phase-lock loop to such 
center frequency until phase-lock is achieved. The fre- 
quency pre-setting system utilizes a digital frequency 
discriminator plus a reference signal in a digital type non- 
linear frequency lock loop. The digital frequency dis- 
criminator control signal alters the phase-lock 1,oop so 
that the loop is preset to a given or selected center fre- 
quency and oscillated above the center frequency in look- 
ing for or attempting to find the received signal. The 
phase-lock loop transfer characteristics are modified only 
slightly by the additional presetting circuitry enabling the 
phase-lock loop to operate normally after phase lock to 
the signal, thereby overriding the frequency preset. The 
reference signal may be provided by another communi- 
cation channel. 
This invention relates to automatic frequency control 
(AFC) systems for use with devices operating on radio 
waves subject to large Doppler shifts, and particularly to 
such systems wherein a receiver has its frequency gener- 
ating means preset to an expected received frequency 
wherein the phase-lock loop automatically adjusts to the 
frequency of the received wave, when received. The in- 
vention described herein was made in the performance 
of work under a NASA contract and is subject to the 
provisions of section 305 of the National Aeronautics 
and Space Act of 1958, Public Law 85-568 (72 Stat. 
435; 42 USC 2457). 
Previous phase-lock loops have been constrained SO 
as to provide an automatic lock-in sufficient to accommo- 
date both the uncertainty factor of the incoming frequency 
and equipment frequency drifts. In many applications, 
it has been found desirable to construct a phase-lock loop 
having narrow-band filter characteristics, while still being 
capable of tracking or locking to a received signal vary- 
ing in frequency by a factor which is large relative to the 
band width of the particular phase-lock loop. Such appli- 
cations include operations with spacecraft phase-lock 
tracking receivers operating with a large frequency un- 
certainty due to a high Doppler shift caused by high rela- 
tive velocities in addition to the usual equipment fre- 
quency drifts. 
In initially operating receivers, it is desirable to preset 
the receiver frequency to the expected Doppler shifted 
frequency. Previous techniques utilized to provide pre- 
setting a phase-lock loop include manual frequency ad- 
justment of the phase-lock loop by an operator utilizing 
some apriori information. With changeable Doppler 
shifts, an operator cannot always satisfactorily preset a 
phase-lock loop. 
Automatic acquisition of an incoming signal frequency 
has been accomplished by sweeping the oscillation fre- 
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quency of the receiver oscillator over a range of frequen- 
cies in attempting to acquire a signal. Such frequency 
sweeping has been performed with mechanically operated 
variable capacitors and voltage controlled oscillators. In 
using such techniques there is no guarantee that the first 
acquired signal will be a desired signal. Such reliable sig- 
nal acquisitions are particularly important in spacecraft 
communications such that a so-called frequency sweep 
approach is not satisfactory. 
Accordingly, it is an object of this invention to provide 
It is a further object of this invention to provide a preset 
phase-lock loop which automatically holds to an ex- 
pected frequency until phase-lock is achieved and then 
It is another object of this invention to provide a preset 
phase-lock loop utilizing digital techniques. 
It is still another object of this invention to provide a 
preset phase-lock loop whose operating transfer charac- 
20 teristics are modified only slightly by the preset circuitry. 
It is a still further object of this invention to provide In 
a multi-channel communication system frequency pre- 
setting between channels having different characteristics 
of signal transmissions. 
This invention provides automatic presetting of a phase- 
lock loop to a desired center frequency by using a closed- 
loop electronic frequency discriminator, and holding the 
phase-lock loop to such center frequency until phase-lock 
is achieved. In one form, the frequency presetting system 
30 utilizes a digital frequency discriminator plus a reference 
signal in a digital type non-linear frequency-lock loop. 
The digital frequency discriminator control signal alters 
the phase-lock loop such that the loop is preset to a given 
or selected center frequency and oscillated about the 
35 center frequency in looking for or attempting to find the 
received signal. Such action is sometimes termed “dither- 
ing.” The phase-lock loop transfer characteristics are 
modified only slightly by the additional presetting cir- 
cuitry enabling the phase-lock loop to operate normally 
40 after phase-lock to the signal thereby overriding the fre- 
quency preset. Further, the reference signal may be pro- 
vided by another communication channel. 
Referring now to the accompanying drawing, wherein: 
FIG. 1 is a block diagram showing a system utilizing 
45 the teachings of this invention wherein two communica- 
tion links are automatically preset to desisred frequencies, 
with one communication link having a stronger received 
signal and after locking-on, automatically presets the re- 
ceiver in a second communication channel. 
FIG. 2 is a block diagram of a frequency discriminator 
system usable with the FIG. 1 embodiment. 
FIG. 3 is an abbreviated schematic diagram of a digital 
AND circuit usable with the present invention. 
FIG. 4 is a block diagram of a so-called shift-register 
55 stage usable with a digital discriminator using the teach- 
ings of this invention. 
FIG. 5 is a block diagram of a digital logic discrimina- 
tor providing digital type control signal and usable with 
the FIG. 1 embodiment and incorporating the circuits 
80 shown in FIGS. 3 and 4. 
FIG. 6 is a timing diagram showing idealized wave 
forms as found in the FIG. 5 digital logic frequency dis- 
criminator. 
In a phase-lock loop a phase detector compares the 
65 received wave with a local VCO (voltage controlled OS- 
cillator) generated wave and supplies a phase-error sig- 
nal through a tracking filter to adjust the VCO fre- 
quency such that the phase error output of the detector 
is reduced to zero. According to this invention, the out- 
70 put of the VCO, in addition to being applied to the 
just mentioned phase detector, is also supplied to a $e- 
lo an automatically preset phase-lock loop. 
15 automatically ignores the pre-setting. 
25 
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quency discriminating circuit wherein it is compared 
with a reference frequency. This reference frequency 
is related to the desired center frequency of the expected 
received wave. The frequency discriminator supplies a 
digital output signal indicative of the phase comparison. 
That is, when the VCO frequency is below that of the 
reference frequency, a digital signal of a first polarity 
is provided; when the VCO frequency is above the 
reference frequency, the polarity of the provided control 
signal is reversed. Only when the frequency of the VCO 
crosses the desired center frequency will the polarity 
and therefore the control signal polarity be changed. 
The output control signal of the frequency discrimina- 
tor is supplied to a tracking filter to act as an auxiliary 
input to adjust the VCO frequency. By properly adjust- 
ing the system components, the reference signal when 
added to the error signal of the phase detector will be 
subsumed into the phase-detector error output signal 
whenever phase-lock is achieved. 
According to one embodiment of this invention, the 
output frequency of the VCO is multiplied, for example 
by a frequency multiplier which multiplies the frequency 
eight times, to increase the rate of response of the fre- 
quency discriminator. The frequency discriminator 
responds to the difference of the reference frequency 
and the multiplied VCO frequency. The operation of 
the frequency discriminator is such that the frequency 
relationship of the VCO and the reference is examined 
once each cycle of the difference frequency and a deter- 
mination is then automatically made which signal is of 
a higher frequency. If, at the time of the decision, it 
has been determined that the relationship is unchanged 
from the previous examination time, the control signal 
remains in the same state. However, if it is determined 
that the frequency relation has reversed, the control sig- 
nal polarity is also reversed. Therefore, this discriminator 
provides a maximum rate of frequency change in the 
VCO whenever the frequency is not locked on. 
By using digital techniques, the VCO frequency oscil- 
lates about the desired center frequency (the VCO fre- 
quency is "dithered"). Such oscillations enhance the 
lock-on capability of the receiver, It should also be 
noted that the maximum delay in reversing the control 
signal output polarity is determined by the frequency 
relationship of the VCO and desired frequency; i.e., the 
delay is equal to the period of the difference frequency. 
A priori information, as may be developed in a navi- 
gational computer, may be used to predict the received 
signal frequency and set the frequency of a reference 
oscillator, by known means, to predict the Doppler shift 
of signal frequency. 
A digital control may be provided by using analog 
or amplitude type discriminators, then rectifying and 
amplitude limiting the phase errors provided by the fre- 
quency discriminators to selectively open a control signal 
gate for passing a signal to a hold or memory circuit, 
the amplitude limiting is used to impart digital charac- 
teristics to the control signal. Differentiating the phase 
error signal detects its point of zero crossover (the VCO 
frequency and the reference frequency are momentarily 
in phase). The output of the differentiator is used to open 
a gate for passing the amplitude limited phase-error 
signal derived from a 90" phase shifted signal derived 
from either the VCO or reference frequency. 
The above discussion has been concerned with two- 
state controls, A four-state control may be also provided. 
For example, an amplitude detector is connected to an 
output of a phase detector and if the phase error signal 
is greater than a predetermined amplitude, a larger am- 
plitude digital signal is then supplied to the VCO for 
increasing the rate of VCO frequency change. However, 
when the phase error signal is less than the threshold, 
a small amplitude digital signal is supplied to provide 
a slower rate of change in the VCO frequency. 
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Referring now to FIG. 1, there is illustrated, in block 
diagram form, a two-channel communication system 
utilizing the teachings of the subject invention. A first 
channel 10, typically in the VHF band, is characterized 
by having relatively strong signals while second channel 
12, typically in the S-band, is characterized by relatively 
weak signals. Both channels include automatic frequency 
preset mechanisms according to teachings of this inven- 
tion as will be fully described. Further, a frequency dis- 
criminator 14 at the receiver end of the channels is used 
to couple the two receivers such that when one receiver 
is frequency locked to its received signal, it automati- 
cally presets the receiver frequency of the other channel. 
It is desired that a common oscillator 16 at a transmitter 
station drive both transmitters 18 and 20, respectively, 
in the two channels. The transmitters 18 and 20 may 
be installed in a spacecraft while the receivers are at 
ground stations. Both transmitted signals are respectively 
received by the usual radio receivers 22 and 24 and pro- 
vided to the phase detectors 26 and 28. 
Phase deflector 26 provides a phase-error indicating 
signal over line 30 through tracking filters 32 which in 
turn controls the frequency of VCO 34. VCO 34 supplies 
its signal frequency over line 36 as one input to phase 
detector 26 to be compared with the phase of the receiver 
22 supplied signal. The VCO signal frequency should 
be the frequency of oscillator 16, fo, plus the Doppler 
shift, Do, of the signals as related to the oscillator 16 
frequency. It is to be understood that the VHF and S- 
band carrier signals will also be Doppler shifted, however, 
the effect at a given instant on the oscillator frequency fo 
will be the same both in the VHF and S-band. 
VCO 34 also supplies its signal frequency to frequency 
multiplier 38 in a frequency preset circuit or loop which 
is constructed according to this invention, Multiplier 38 
provides the VCO frequency as multiplied 8 times to 
frequency discriminator 40, which may be constructed 
as shown in either FIGS. 2 or 5. Reference oscillator 42 
supplies a reference signal frequency to discriminator 40 
such that an error signal over line 44 may be provided 
through tracking filter 32 to preset VCO 34 to a desired 
center frequency as represented by the reference oscillator 
42 frequency. When the velocity of the spacecraft is pre- 
dictable, a navigational computer system 46 may be used 
to provide a control signal over line 48 to preset reference 
oscillator 42 to a predicted frequency. Reference oscillator 
42 also may be a voltage controlled oscillator. 
Before a signal is received by receiver 22, phase detector 
26 provides only noise signals over line 30, thereby' 
possibly driving VCO 34 frequency out of range from the 
expected frequency. However, with reference oscillator 
42 providing a desired center frequency to discriminator 
40, which in turn provides an error signal over line 44 
through tracking filter 32, VCO 34 is preset to the expected 
Doppler shifted frequency. The output signal of phase 
detector 26, during periods when no signal is being re- 
ceived by receiver 22, is kept small such as not to inter- 
fere with the preset operation. Phase detector 26 may 
include a gate (not shown) responsive to an AGC circuit 
(not shown) in receiver 22 that blocks the error signal 
when no signal is being received and opens when a signal 
is being received. However, when receiver 22 is receiving 
a signal, it supplies good signals to phase detector 26, 
which in turn then supplies strong error signals over line 
30 which are summed with the signals with the control 
signal on line 44 to adjust VCO 34 frequency. Since the 
error signals are summed in tracking filter 32, the output 
control signal from discriminator 40 is combined with 
detector 26 signals resulting in a. composite control signal. 
The receiver portion of communication channel 12 is 
constructed in a similar manner to that of channel 10 
and operates in an identical manner with tracking Alter 
50 receiving the phase error signal from detector 28 and 
supplying it to VCO 52. VCO 52 supplies its signal fre- 
quency over line 54 to phase detector 28 and to frequency 
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multiplier 56. Frequency discriminator 58 receives the of the provided signal and supplies the corresponding 
VCO frequency as multiplied 8 times and compares such signal over line 96 to an input of tracking filter 32 (FIG. 
received frequency with the output signal of reference 1) where it i s  summed with the detector 26 phase-error 
oscillator 60. Discriminator 58 supplies its phase error sig- signal on line 30. Hold circuit 94 may consist of a large 
rial over line 62 to tracking filter 50 for initial presetting of capacitor which is charged by the output of gate 92 
vco 52. In the same manner, navigational computer through a low impedance circuit and connected to filter 
system 46 may preset reference oscillator 60 as above 32 through a high impedance circuit over line 96, the 
described with respect to reference oscillator 42 (channel details of which are not pertinent in the practice of the 
10). present invention. 
The two channels can cooperate with each other to It is desired that a digital logic frequency discriminator 
preset channel 12, which receives a weak signal, to there- be provided in certain situations, such a discriminator 
by enable faster acquisition of the transmitter 20 signals. may be provided to supply the functions required in 
To this end, frequency discriminator 14 receives the signd frequency discriminators 40, 58 and 14 (FIG. 1). Re- 
frequency from VCO 34 of channel 10. Since channel ferring to FIGS. 3 and 4, there are shown two digital 
10 quickly acquires the strong VHF signals, it can act as 15 building blocks usable to construct a digital logic fre- 
an auxiliary reference oscillator to channel 12. Dis- quency discriminator. Referring particularly now to FIG. 
criminator 14 also receives the signal frequency from 3 there is shown an AND circuit consisting of load resistor 
VcO 52 for comparing it with VCO 34 signal frequency. 98 having one end connected to a positive supply poten- 
A control signal is then provided over line 64 as an tial; the other end connected to point C which is a 
input to tracking filter 60 for controlling the frequency of 20 common connection between the collectors of a plurality 
VCO 52. The three inputs to tracking filter 50, Le., from of transistors 100, 102, etc. The emitter electrodes of all 
lines 64, 62 and detector 28 are all summed before being the transistors are commonly connected to ground refer- 
applied to VCO 52. Alternatively, the auxiliary inputs ence potential, making all the transistors in parallel circuit 
may have switched lines therein and be disconnected between point C and ground reference potential. It is 
from tracking filter 50 after frequency lock-on. Also, 25 easily seen that when one of the transistors is conduct- 
reference oscillator 60, frequency discriminator 58 and ing, Le., presents a low impedance, the voltage at point 
multiplier 56 may be dispensed with, making channel C will be substantially at ground reference (low) poten- 
10 provide all presetting functions. tial. Therefore, when point C is at ground reference 
An analog frequency discriminator having digital out- (low) potential, is indicates an OR function is being 
put signals is shown in FIG. 2. The operation of the 30 performed. However, to make point .C fV volts (high), 
discriminator is explained with respect to the receiver of all of the transistors 100, 102, etc. must be non-conductive 
communication channel 10, wherein reference oscillator thereby providing an AND function. The Boolean equa- 
42 and VCO 34, respectively, supply their Signal fre- tions are set forth in FIG. 3 with the bar above the 
quencies to frequency discriminator 40. VCO 34 has its letter indicating a low voltage condition (ground) and 
signal frequency multiplied by multiplier 38 which in 35 letters without a bar indicating a high voltage condition 
turn supplies the multiplied frequencies to 90" phase- (+VI. In corresponding binary notations, the low voltage 
shifting circuit 66. The phase-shifted signals are supplied condition represents a binary zero while the high voltage 
to phase detector 68 wherein they are compared with condition (character without a bar) represents a binary 
the frequency of reference oscillator 42. The resultant one. 
phaseerror indicating signals are supplied over line 70 40 Referring now to FIG. 4, there is shown a shift-register 
to limiter 72. The amplitude of the output phase error stage used to construct the FIG. 5 discriminator. The 
signal is then amplitude limited. The output of the limiter various AND circuit elements shown in the shift register 
72 is then differentiated by differentiator 74. This dif- stage may be constructed with the FIG. 3 illustrated 
ferentiating action detects those momentary phase corn- AND circuit. The functional characteristics of the shift 
parisons indicating zero phase differences. That is, when register stage 104 is set forth below. When the input 
the reference oscillator frequency is somewhat different 45 signal on terminal 106, hereinafter termed T, is high, 
from the multiplied VCO frequency, the phases of the the signal input to terminal 108, hereafter termed A, is 
two signals will continually shift plus and minus and will ineffective to alter the memory contents of the shift 
periodically pass through zero phase differences at a rate register stage. However, when signal T on terminal lag 
equal to the difference in frequencies. Differentiator 74 shifts or switches from its high to its low condition or 
supplies its output signal to second or amplitude detector 50 state, the present state of A (high or low) is stored 
76 which amplitude detects the zero points referred to in the shift-register stage and indicated by the output 
above. portion. The output portion includes terminal 110 which 
Returning now to reference oscillator 42, the generation when supplying a high voltage indicates a binary one is 
of the amplitude of the frequency control signal will now stored in the stage while the opposite stable state is 
be described. Oscillator 42 provides its reference signal 55 indicated through second output terminal 112 carrying 
frequency to phase detector 78 wherein it is compared with a high voltage which indicates a binary zero is stored. 
the multiplied VCO frequency, with zero phase shift. The Correspondingly, when a binary zero is stored in the 
frequency difference signal is provided through amplitude shift register stage, the output potential on terminal 110 
detector 80 for detecting the magnitude of the frequency is low and when a binary one is stored the output *ten- 
difference. When the magnitude is below a given threshold tial on terminal 112 is low. The potentials on terminals 
detector 80 supplies a signal over line 82 to first limiter 110 and 1112 are always opposite; as such, the signals 
84. Limiter 84 limits the amplitude of the received signal are termed "complementary." Also the signal on terminal 
to a first amplitude, for example one volt. If the frequency 112 is always opposite to that stored from input A; 
difference is greater than said threshold, detector 80 6B therefore, it is complementary thereto. The shift register 
supplies a signal over line 86 to second limiter 88 which stage consists essentially of three flip-flop arrangements, 
amplitude limits the signal to a second and larger ampli- output flip-flop 114, reference flip-flop 116, and input 
tude, for example two volts. The output of the two flip-flop 118. Each flip-flop consists of two cross-coupled 
limiters 84 and 88 are combined in line 90 and supplied AND circuits generally denoted 120. Such cross-coupling 
through gate circuit 92 which is selectively opened by 70 is well known in the art. Input signal T is supplied to 
second detector 76. It should be noted that only one of reset input portions, generally designated by " R  to both 
the two limiters 84 and 88 will pass a signal at any given flip-flops 116 and 118. Input signal A is supplied to the 
time since the phase error will either be above or below set input portion of flip-flop 118, generally denoted S. 
the threshold. Gate 92 passes the line 90 signal to hold Flipflop 116 also receives a set input over line 122 from 
circuit 94 which memorizes the polarity and amplitude 75 the flip-flop 118. Correspondingly, an input to the reset 
3,470,475 
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side (R) of flipflop 118 is provided over line 124 from tangular waves and supplies the shaped pulses over line 
flip-flop 116. The significance of these two connections 144 for comparison with the reference frequency in the 
will become apparent. Flip-flop 114 is controlled by signals discriminator. 
over lines 126 and 128 respectively from flip-flops 116 The discriminator consists of phase shifter 146 which 
and 118. receives the signals from shaper 134 for supplying two 90" 
The signal condition of shift register stage 104 is first phase-separated signals, respectively, over lines 148 and 
described when terminal 106 has its input signal T high. 150. The signals on line 148 are one-half the frequency of 
Referring back to mG. 3, it is seen that a high input f, and are in-phase while the signals on line 150 are 90" 
signal causes a transistor 100, 102, etc. to be conductive shifted with respect to the input signal fF. Phase detector 
and thereby provide a low output signal from the AND 10 and gate 152 receives the two phase-separated signals and 
circuit. Therefore, when T is high, lines 124, 126 and compares them with the input signal Sf,. The resultant 
128 are low. Since both lines 126 and 128 are both comparison signals switch hold shift-register stage 154 
low, flipflop 114 remains in its previous state, storing such that its output voltage will be constant whenever 
either a one or zero. Line 128 signal being cross-coupled Sf, has a first relation to f, and a second binary voltage 
to the set input of flipflop 118, its output signal supplied 15 of opposite polarity whenever Sf, has a second relation- 
over line 122 is low, therefore, no matter what the signal ship to fr. The operation is such that hold shift register 
state on terminal 108 is, it will have no effect on the stage 154 remains in the same state until the frequency 
shift register. relationship between fF and Sf, changes. Such action pro- 
When the signal T changes from a high to a low state, vides a binary digital control for a phase-lock loop. 
the high or low state of signal A then present at terminal 20 The operation of the discriminator is best understood 
108 is stored in shift register stage 104 and provided as by referring to the idealized wave forms in FTG. 6 where- 
an output signal. We will first examine the circuit opera- in rectangular waves 156 are found on line 136 at the 
tion Of flip-flop 118. When T is high, line 128 is low. When T input of divide shift-register stage 158. Shift-register 
128 is low, AND circuit 120A passes signal A to line stage 158 is connected as shown in FIG. 4 with jumper 
122. Signal A is inverted in flip-flop 116 and is supplied 25 130 between the zero or negative (-) output portion and 
in its normal polarity: that is, when A is high, line 126 connected to the A input to provide a divide-by-two cir- 
is high; correspondingly, when A is low, line 126 is low. cuit. The line 148 supplied signal is wave 160 while the 
Line 126 is connected to line 124 and thence to the reset line 162 signal (the binary zero output of divide SR158) 
input R Of flip-flop 118. When T returns to low, flip-flop is wave 164. Wave 164 is supplied to the A input of exclu- 
118 then assumes the state indicated by terminal 108 sig- 30 sive OR shift register stage 166 while the T input of that 
nal A. AND circuit 120B has now been opened to pass stage receives the binary-zero output signal of shaper 134 
the signals on lines 122 and 124. First assume that A is as supplied over line 138 as shown in FIG. 6 as rectangu- 
low, then line 122 is high, closing AND circuit P20B mak- lar wave 168. Since the divide shift register stage 158 
ing line 128 low. Therefore, flip-flop 118 assumes a state and the exclusive OR shift register stage 1866 are timed 
wherein line 128 is high and line 122 is low. Turning now 35 at their T inputs by waves from shaper 134 that are 
to flip-flop 116, since line 122 i s  low, line 126 is also low 180" out-of-phase and the frequencies are divided by two, 
forcing flip-flop 116 into a stable state represented by line their respective output signals will be 90" phase-shifted 
126 being high. Turning now to flip-flop 114, line 126 is with respect to each other as shown by waves 170 and 
high and line 128 is low. The high voltage on line 126 172 of FIG, 6. The 90" phase relationship may be arbi- 
forces terminal 110 to be low thereby forcing terminal 40 trarily changed by connecting line 156 to the plus or 
112 to be high. Therefore a low input signal A appearing binary one output portion of the exclusive OR register 
when signal T changes from high to low results in a stage 166. Also, the divide shift-register stage 158 may 
binary zero Qutput signal. Correspondingly, a high signal be connected to line 148 through its binary zero output 
A on terminal 10.8 when T changes from high to low re- stage portion to provide an alternate connection. 
sults in a high signal being supplied to line 128 and a low Referring now to the phase detector and gate 152, the 
signal to line 126. Flip-flop 114 is then set to supply a high 45 in-phase wave 160 on line 148 is supplied to the timing 
signal on line 110 indicating a binary one with a corre- input T of &e reference shift-register stage 174. In a 
spondingly low signal on terminal 112. similar manner, the 90" phase-shifted signal on line 150 
The FIG. 4 circuit may be used to divide a number of is supplied to the timing input T of the discriminator shift- 
serially applied pulses 'by two by connecting binary zero register stage 176. The A signal inputs to the stages 174 
output terminal 112 to terminal 108, as by line or jumper 50 and 176 both receive the VCO shaped signal 168 from 
130. It will be remembered that the voltage on terminal shaper 142 supplied over line 144. One mode of opera- 
112 upon a transition from high to low of signal T is tion represented by Sf, wave 178 in FIG. 6 having a fre- 
opposite that of signal A found on terminal 108. For ex- quency lower than that of the reference frequency fr. The 
ample, if signal A is high, then the resulting output signa1 frequency difference is quite great in that Sf, is 25 per- 
on terminal 112 is low and vice versa. Since the circuit is 55 cent lower than f,. Each time wave 160 on line 148 changes 
only operative when signal 106 goes from high to low, the from the high to the low, such as at transitions 180, the 
terminal 112 changes every cycle of the input wave to pro- polarity of wave 178 representing Sf, is stored in refer- 
vide an output wave one-half the frequency of the input ence shift register stage 174 with the opposite polarity 
wave. being supplied over line 182 to the A input of hold shift 
Referring now to FIGS. 5 and 6, there is described a 60 register stage 154. Such action results in wave 170 shown 
digital logic frequency discriminator usable with the pres- in FIG. 6. 
ent invention. This discriminator is characterized in that Shift register stage 176 receives wave 172, the binary 
the output control signal for adjusting the frequency is zero output of the exdusive OR shift register stage 166, 
digital in character. Also, an advantage of the described Over line 150. It should be that 172 of 900 
digital discriminator is its adaptation to the integrated cir- 65 displaced from wave 160 and is one-half the frequency 
cuit logic. For example, shift register stage 104 shown in thereof. Each time wave 172 goes from a high to low such 
FIG. 4 may be on one integrated circuit chip. as at transitions 184, the signal state of Sf, is transferred 
Reference frequency, fr, is supplied over input line 132 
as from reference oscillator 42 (FIG, l). Shaper into shift register stage 176, inverted and applied over 
forms pulses or rectangular from the input fie- 70 line 186 to the timing input T of shift-register stage 154. 
quency and supplies in-phase output signals Over line 136 It should be noted in this particular illustration the output 
and opposing-phase output signals over line 138. In a sim- of shift reigster stage 176 is represented by 10%' voltage 
ilar manner, the frequency-multiplied VCO signal is sup- line 188, indicating that the hold shift register state 154 
plied Over line 140 as from frequency multiplier 38 of is never switched from One state to the other. This is in 
FIG. 1. Shaper 142 shapes the received signals into rec- 75 accordance with the above teaching that as long as the 
. 
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frequency Sf, remains lower that the reference frequency 
f,, the output signal of the shift register stage 154 re- 
mains a constant potential, indicated by line 190 in 
FIG. 6. 
In order to illustrate a change in frequency and the 
reaction of the shift register stage 154 thereto we have 
provided a variable frequency wave 192 which represents 
Sf,. With this latter wave the output of the discriminator 
shift register stage 176 is wave 194. The output of the 
reference shift register stage 174 is represented by wave 
196 and the output signal of shift register stage 154 is 
wave 198. It may be noted that the reference waves de- 
rived from the reference frequency f, are always the same. 
Therefore, waves 156, 160, 164, 168 and 172 are used 
to explain the operation of the discriminator with respect 
to varying frequency waves 192,194,196 and 198. Exam- 
ination of the wave forms with respect to the discrimina- 
tor block diagram will show the mode of operation as 
referred to below. Wave 194 is derived from stage 174. 
Each time wave 160 has a high-to-low transition 180 the 
signal Sf,', wave 192, on line 144 is sampled and stored 
in stage 174. The inversion of the signal 192 at times 180 
appears on wave 194. Similarly, stage 176 supplies wave 
196 over line 186, causing stage 154 to supply control 
signal 198. The first portion 198A indicates the VCO has 
too high a frequency. During time 200 (FIG. 6 ) ,  f,' 
undergoes a rapid decrease in frequency, from 33% high 
to 25% low in three cycles. The discriminator rapidly 
responds, changing control signal 198, as at 202, to in- 
crease the frequency of Sf,'. The response of the discrimi- 
nator to other changes in frequency are comparable. 
What is claimed is: 
1. An automatic frequency adjusting and presetting 
system for use in a signal translating system, including in 
combination, 
input means for receiving signal having a frequency 
subject to variations, 
a controlled oscillator to have its frequency of opera- 
tion adjusted to the incoming frequency, 
a phase detector connected to said input means and 
said oscillator for receiving and comparing phases 
of signals therefrom and for providing a phase differ- 
ence indicating signal, 
tracking filter means receiving said indicating signal 
and connected to said controlled oscillator for adjust- 
ing the frequency thereof according to said indicating 
signal, 
reference oscillator means providing a signal having a 
frequency related to that of an expected incoming 
signal frequency, 
a frequency multiplier connected to said controlled os- 
cillator for multiplying the oscillator frequency a 
predetermined number of times, 
a frequency discriminator connected to said reference 
oscillator means and to said frequency multiplier 
for receiving the respective signals therefrom and 
providing a second indicating signal, and connected 
to said tracking filter means for supplying said second 
indicating signal thereto whereby said controlled os- 
cillator is initially adjusted in freqcency to be approxi- 
mately that of the expected incoming signal fre- 
quency. 
2. The combination of claim 1 wherein said frequency 
discriminator provides digtal indicating signals, one indi- 
cating signal indicating a constant rate of increase in the 
controlled oscillator signal frequency and a second indioat- 
ing signail indicating a decrease in the voltage controlled 
oscilIator signal frequency, and said phase detector sup- 
plied indicating signal being summed with said frequency 
discriminator indicating signals in said filter, 
3. The combination of claim 2 wherein said frequency 
discriminator provides a change in said digital signal ac- 
cording to the sign of the difference frequency between 
the incoming signal and the controlled oscillator signal, 
such that as the two signal frequencies approach each 
10 
other, the rate of frequency change of said controlled 
oscillator remains constant until the oscillator frequency 
equals the incoming signal frequency. 
4. The combination of claim 1 wherein said reference 
oscillator means includes a receiver oscillator in a second 
signal translating system independent of said frequency 
adjusting system, 
and further including second system input means for 
receiving a signal having a frequency subject to vari- 
ations and related to the first mentioned input means 
received signal in that the received center frequency 
have a predetermined relationship, 
and phase-lock loop means in said second system for 
adjusting said receiver oscillator to said second sys- 
tem input means received frequency such that the 
frequency adjustment of the second system oscillator 
serves to provide a reference frequency to the first- 
mentioned controlled oscillator. 
5. The combination of claim 4 wherein there is a trans- 
first and second transmitter means receiving the trans- 
mitter oscillator modulating frequency and operating 
at two different carrier signal frequencies such that 
the first system has a signal strength quite small with 
respect to the second system signal strength, and 
said second system acquiring the incoming signal first 
and adjusting its oscillator to said transmitter oscil- 
lator modulating frequency, and providing said trans- 
mitter oscillator modulating frequency to said fre- 
30 quency discriminator. 
6. The combination of claim 5 further including Dop- 
pler frequency-shift predicting means connected to 
said reference oscillator means and to said second 
system for selectively presetting both systems to a 
predicted Doppler shifted reference frequency, and 
both oscillators of said systems operating on the same 
frequency. 
7. The combination of claim 1 further including in 
said frequency discriminator a 90" phase-shifting means 
40 connected to said input means for shifting the received 
signal 90°, 
a phase detector connected to said phase shifting means 
and to said reference oscillator means for compar- 
ing the phase of the reference signal and the phase- 
a second phase detector connected to said input means 
and to said reference oscillator means for comparing 
the phases of the reference signal and the received 
signal, 
means connected to the first mentioned phase detector 
. in said discriminator for detecting the instant of the 
occurrence of zero phase difference between the fre- 
quencies being compared thereby, 
limiter means connected to said second phase detector 
for amplitude limiting any error signal supplied by 
said detector, 
gating means connected to said limiter and to said zero 
phase detecting means so as to be controlled by said 
zero phase detecting means and passing a signal from 
said limiter, to provide a binary output signal indica- 
tive of the frequency relationships of said reference 
oscillator means frequency and said input means re- 
ceived signal frequency. 
8. The combination in claim 7 wherein said second 
65 phase detector includes threshold means for supplying a 
first frequency difference signal when the difference is 
below said threshold and supplying a second frequency 
difference signal when said difference is greater than said 
a second limiter connected tu said second phase de- 
tector in parallel circuit relationship with the first 
mentioned limiter and said first mentioned limiter 
receiving said first signal and second limiter receiv- 
ing said second signal, and the two limiters provid- 
lo 
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ing different amplitude limiting characteristics, such 
that digital signals of two different amplitudes are 
selectively provided through said gate means. 
9. The combination of claim 1 wherein said discrimi- 
nator includes frequency difference threshold means and 
is operative when the frequency difference as measured 
thereby is less than said threshold to supply digital sig- 
nals for causing said adjusting means to adjust the loop 
tuning at a first rate and when the frequency difference 
is greater than said thrmhold to supply digital signals for 
causing said adjusting means to adjust the tuning at a 
rate greater than said first rate. 
10. The combination of claim 1 wherein said frequency 
discriminator includes first and second pulse forming 
means respectively connected to said input means and to 
said reference oscillator means for receiving and forming 
the received signal into rectangular waves, 
phase shifting means connected to said first pulse form- 
ing means for receiving the first rectangular pulse 
formed signals and providing output signals which 
are shifted in phase with respect to each other ap- 
proximately 90" and are derived from said first pulse 
former supplied signal, 
a phase detector connected to said phase shifting means 
for receiving said phase shifted signals and tcompar- 
ing said phase shifted signals with an input 
rectangular wave from said second pulse forming 
means and supplying a first set of control signals 
whenever said second pulse forming means repetitive 
pulse frequency is less than the first pulse forming 
means pulse repetitive frequency and a second set 
of control signals whenever said first pulse forming 
means pulse repetitive frequency is higher than the 
second pulse forming means pulse repetitive fre- 
quency, and 
holding means connected to said phase detector means 
and responsive to said first set of control signals to 
provide a delayed first binary signal output and re- 
sponsive to said second set of signals to provide a 
delayed second binary signal output. 
11. The combination as in claim 10 wherein said phase 
shifting means includes divide and exclusive-OR shift 
register stage means each having two inputs and at least 
one output, one of which provides a signal complemen- 
tary to the polarity of the signal received on one of said 
inputs and responsive to a change in signal on another one 
of said inputs to store and supply on output signal having 
a complementary polarity to a signal then present on said 
first mentioned input, 
said another input on said divide stage being connected 
to said first pulse forming means and having a com- 
plementary output connected to said one input 
whereby the pulse repetitive frequency on said an- 
other input is divided by two and further having an 
output providing a non-complementary signal with 
respect to the input signal on said one input, 
said exclusive-OR stage having its one input connected 
to the complementary output of said divide stage 
and its said another input connected to said first 
pulse forming means such that the signal on said 
one input is stored, 
said stages providing a set of output control signals 
which are 90" out of phase with respect to each 
other, 
phase detecting means including a reference stage and 
a discriminating stage each characterized by having 
a timing input, a signal input and a complementary 
output portion, the signal inputs of both phase de- 
tector stages being (Connected to said second pulse 
forming means and the respective timing inputs being 
respectively connected to said divide and exclusive- 
OR stages for receiving the 901" phase shifted pulses, 
and 
said holding means comprising a shift register stage 
having a timing input and a signal input with the 
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timing input receiving signals from said discriminator 
stage and the signal input receiving signals from said 
Teference stage and having an output portion pro- 
viding a signal indicative of the relationship of the 
pulse repetitive frequencies provided by said shapers. 
12. A frequency discriminator, including in combina- 
reference signal frequency generator means, 
input means for receiving a signal having a frequency 
to be compared with said reference frequency, 
a 90' phase shifting means connected to said input 
means for phase shifting the received signal, 
a phase detector connected to said phase shifting means 
and to said reference frequency means for compar- 
ing the phase of the reference signal and the phase- 
shifted received signal, 
a second phase detector connected to said input means 
and to said reference frequency means for compar- 
ing the phases of the reference signal and the received 
signal, 
means connected to the first mentioned phase 'detector 
for detecting the instant of the occurrence of zero 
phase difference between said two frequencies, 
limiter means connected to said second phase detector 
for amplitude limiting any phase error signal pro- 
vided by said detector, 
gating means connected to said limiter and to said 
zero phase detecting means and jointly responsive 
thereto to provide a binary output signal indicative 
of the frequency relationships of said reference fre- 
quency means and said input means frequencies. 
13. The combination of claim 12 wherein said second 
phase detector includes threshold means for supplying 
a first phase error signal when the phase error is below 
said threshold and supplying a second phase error signal 
when the phase error is greater than said threshold, 
a second limiter connected to said second phase de- 
tector in parallel circuit relationship with the first 
mentioned limiter and the first mentioned limiter 
receiving a first phase error signal and said second 
limiter receiving said second phase error signal and 
the two limiters providing different amplitude limiting 
characteristics, such that a digital signal of two dif- 
ferent amplitudes are selectively provided through 
said gate means. 
14. A frequently discriminator, including in combina- 
first and second input means each having pulse forming 
means responsive to an input signal, 
phase shifting means connected to said first input means 
for receiving the first input means signals and pro- 
viding output signals which are shifted in phase ap- 
proximately 90" with respect to each other and 
derived from the first input means signals, 
a phase detector means connected to said phase shifter 
for receiving said phase shifted signals and com- 
paring said phase shifted signals with an input signal 
from said second input means and providing a first 
set of control signals whenever said second input 
means signal frequency is less than the first input 
means signal frequency and a second set of control 
signals whenever the first means input signal is higher 
than the second me'ans input signal frequency, and 
holding means connected to said phase detector means 
and responsive to said first set of signals to provide 
a delayed first binary output signal and responsive to 
said second set of signals to provide a delayed second 
binary output signal. 
15. The combination as in claim 14 wherein said phase 
shifting means includes divide and exclusive OR shift 
register stage means each having two inputs and at least 
one output, one of which provides a signal complementary 
to the polarity of the signal received on one of said inputs 
and responsive to a change in signal on another one of 
said inputs to store and supply an output signal having a 
tion, 
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polarity complementary to a signal then present on said 
first mentioned input, 
said another input on said divide stage being connected 
to said first pulse forming means and having a com- 
plementary output connected to said one input where- 
by the pulse repetitive frequency on said another in- 
put is divided by two and further having an output 
providing a non-complementary signal with respect 
to the input signal on said one input, 
said exclusive OR stage having its one input connected 
to the complementary output of said divide stage and 
its said another input connected to said first pulse 
forming means such that the signal on said one input 
is stored, 
said stages providing a set of output control signals 
which are 90" out of phase with respect to each 
other, 
phase detecting means including a reference stage and 
a discriminating stage each characterised by having 
a timing input, a signal input and a complementary 
output portion, the signal inputs of both phase de- 
tector stages being connected to said second pulse 
forming means and the respective timing inputs being 
respectively connected to said divide and exclusive- 
OR stages for receiving the 90" phase shifted pulses, 
and 
said holding means comprising a shift register stage 
having a timing input and a signal input with the 
timing input receiving signals from said discriminator 
stage and the signal input receiving signals from said 
reference stage and having an output portion provid- 
ing a digital signal indicative of the relationship of 
the pulse repetitive frequencies provided by said 
shapers. 
16. A frequency discriminator employing logic switch- 
first input means respectively on first and second lines 
supplying a first set of complementary digital signals 
respectively on first and second lines and having a 
first repetitive frequency, 
second input means supplying digital signals having a 
second repetitive frequency, 
divide means including a flip-flop and connected to said 
first line and responsive to said first set digital signals 
thereon to supply through said flip-flop a second set 
of Complementary digital signals having a repetitive 
frequency onehalf of the first set repetitive fre- 
quency, 
exclusive OR means including a flip-flop and connected 
to said second line and to said divide means for re- 
ing circuits, including in combination, 
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ceiving one of said second set digital signals and 
responsive to supplied digital signals to supply 
through said flip-flop a digital signal having a repeti- 
tive frequency one-half of said first signal set repeti- 
tive frequency and phase-shifted with respect to said 
second set digital signals, 
first bistable means connected to said divide means 
and to said second input means and responsive to 
a signal in said second set to selectively alter its stable 
state according to said second repetitive frequency 
signal, 
second bistable means connected to said exclusive-OR 
means and to said second input means and being re- 
sponsive to said phase-shifted signal to selectively 
alter its stable state according to said second repetitive 
frequency signal, and 
third bistable means connected to said first and second 
bistable means and responsive to an 'alteration in 
stable states of one of said bistable means to se- 
lectively alter its bistable state according to the then 
stable state of another one of said bistable means, 
and the stable state to which the third means is 
altered indicating which input means signal fre- 
quency is highest. 
17. The combination as in claim 16 wherein said first 
and second means are responsive respectively to said 
second set digital signal and said phase-shifted digital 
signal only when such digital signals which have at least 
two signal states are shifting between said digital states 
in a first direction. 
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